Ultra-low-voltage self-body biasing scheme and its application to basic arithmetic circuits

Article

Abstract: The gate level body biasing (GLBB) is assessed in the context of ultra-low-voltage logic designs. To

Palabras claves:

Autores:

Albano D., Marco Lanuzza, Ramiro Taco

Fuentes:

scopus