Regresar

Alarm system based on GSM network and FPGA using NIOS II embedded processor

Abstract:

The present work describes how to carry out a text message transmission in a communication system based on GSM network using a NIOS II processor programmed into an FPGA with the objective of controlling a system alarm remotely. A processor interconnects a bus system with electronics components, such as memories and peripherals, integrating them into a chip to demonstrate the potential applications using both wireless technology and embedded processor through a communication module deployed into an educational board for either commercial or academic uses. The implementation of the communication system proposal was through Intel Platform Designer, Intel Quartus Prime, and NIOS II.