An efficient wavelet image encoder for FPGA-based designs
Abstract:
This paper presents the design of a new wavelet-based encoder suitable for fast and low-power image and video compression. The proposed circuit is based on a modified version of the No List SPIHT algorithm. When realized using a XILINX Virtex XC2V1000 device, the new encoder requires only 3.4ms to perform lossless image compression on a 128×128 16-bit discrete wavelet transformed image. It uses 392 slices, -15KB of RAM memory and dissipates just 8.2mW/MHz. © 2005 IEEE.
Año de publicación:
2005
Keywords:
Fuente:

Tipo de documento:
Conference Object
Estado:
Acceso restringido
Áreas de conocimiento:
- Arquitectura de computadoras
Áreas temáticas:
- Física aplicada
- Ciencias de la computación