Variable precision arithmetic circuits for FPGA-based multimedia processors


Abstract:

This brief describes new efficient variable precision arithmetic circuits for field programmable gate array (FPGA)-based processors. The proposed circuits can adapt themselves to different data word lengths, avoiding time and power consuming reconfiguration. This is made possible thanks to the introduction of on purpose designed auxiliary logic, which enables the new circuits to operate in single Instruction multiple data (SIMD) fashion and allows high parallelism levels to be guaranteed when operations on lower precisions are executed. The new SIMD structures have been designed to optimally exploit the resources of a widely used family of SRAM-based FPGAs, but their architectures can be easily adapted to any either SRAM-based or antifuse-based FPGA chips.

Año de publicación:

2004

Keywords:

  • Single instruction multiple data (SIMD)
  • Multipliers
  • Multimedia processors

Fuente:

scopusscopus

Tipo de documento:

Article

Estado:

Acceso restringido

Áreas de conocimiento:

  • Arquitectura de computadoras

Áreas temáticas:

  • Ciencias de la computación
  • (Número opcional)
  • Física aplicada