Mostrando 6 resultados de: 6
Filtros aplicados
Subtipo de publicación
Conference Object(6)
Publisher
10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip, ReCoSoC 2015(1)
2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013(1)
2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014(1)
6th FPGAworld Conference, Academic Proceedings 2009(1)
Proceedings -Design, Automation and Test in Europe, DATE(1)
Área temáticas
Ciencias de la computación(4)
Física aplicada(2)
Métodos informáticos especiales(2)
Ingeniería y operaciones afines(1)
Sistemas(1)
Camera and LCM IP-Cores for NIOS SOPC system
Conference ObjectAbstract: This paper presents the development of IP-Cores to integrate the Terasic DC2 Camera and LCM (LCD ModPalabras claves:Embedded Systems, Fpga, IMAGE PROCESSING, IP-core, SOCAutores:BYRON NAVAS, Ingo Sander, Öberg J.Fuentes:scopusOn providing scalable self-healing adaptive fault-tolerance to RTR SoCs
Conference ObjectAbstract: The dependability of heterogeneous many-core FPGA based systems are threatened by higher failure ratPalabras claves:Autores:BYRON NAVAS, Ingo Sander, Öberg J.Fuentes:scopusTowards cognitive reconfigurable hardware: Self-Aware learning in RTR fault-Tolerant SoCs
Conference ObjectAbstract: Traditional embedded systems are evolving into power-And-performance-domain self-Aware intelligent sPalabras claves:Cognitive hardware, Complex adaptive systems, Dynamic fault-Tolerance, Fpga, Machine learning, Partial and run-Time reconfiguration, self-awareness, self-healingAutores:BYRON NAVAS, Ingo Sander, Öberg J.Fuentes:scopusTowards the generic reconfigurable accelerator: Algorithm development, core design, and performance analysis
Conference ObjectAbstract: Adoption of reconfigurable computing is limited in part by the lack of simplified, economic, and reuPalabras claves:Algorithm development, Design methodology, Embedded System, Hardware accelerator, Partial and run-Time reconfiguration, Reconfiguration techniques, System-on-chipAutores:BYRON NAVAS, Ingo Sander, Öberg J.Fuentes:scopusThe RecoBlock SoC platform: A flexible array of reusable run-time-reconfigurable IP-blocks
Conference ObjectAbstract: Run-time reconflgurable (RTR) FPGAs combine the flexibility of software with the high efficiency ofPalabras claves:Adaptivity, Embedded Systems, Partial and run-Time reconfiguration, Reconfigurable architectures, System-on-chipAutores:BYRON NAVAS, Ingo Sander, Öberg J.Fuentes:scopusThe upset-fault-observer: A concept for self-healing adaptive fault tolerance
Conference ObjectAbstract: Advancing integration reaching atomic-scales makes components highly defective and unstable during lPalabras claves:adaptive embedded systems, fault-tolerance, hardware systems, partial and run-time-reconfiguration, reconfigurable computing, reconfigurable IP-cores, self-configuration, self-healing, System-on-chipAutores:BYRON NAVAS, Ingo Sander, Öberg J.Fuentes:scopus