Mostrando 7 resultados de: 7
Filtros aplicados
Subtipo de publicación
Article(7)
Publisher
International Journal of Circuit Theory and Applications(2)
Electronics (Switzerland)(1)
IEEE Access(1)
IEEE Journal of Solid-State Circuits(1)
IEEE Transactions on Circuits and Systems II: Express Briefs(1)
Área de conocimiento
Ingeniería electrónica(7)
Arquitectura de computadoras(2)
Ciencias de la computación(2)
Ciencia de materiales(1)
Origen
scopus(7)
A 0.05 mm², 350 mV, 14 nW Fully-Integrated Temperature Sensor in 180-nm CMOS
ArticleAbstract: In this brief, we present a fully-integrated ring-oscillator based CMOS temperature sensor for InterPalabras claves:CMOS-based temperature sensor, Low-power, Low-voltage, Real-time sensing, Ring oscillatorAutores:Benjamin Zambrano, Crupi F., Esteban Garzón, Marco Lanuzza, Strangio S.Fuentes:scopusA Low-Energy DMTJ-Based Ternary Content- Addressable Memory With Reliable Sub-Nanosecond Search Operation
ArticleAbstract: In this paper, we propose an energy-efficient, reliable, hybrid, 10-transistor/2-Double-Barrier-MagnPalabras claves:Double-barrier MTJ, energy-efficiency, Low-power, non-volatile TCAM (NV-TCAM)Autores:Carpentieri M., Esteban Garzón, Finocchio G., Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusA portable class of 3-transistor current references with low-power sub-0.5 V operation
ArticleAbstract: This work proposes a new class of current references based on only 3 transistors that allows sub-0.5Palabras claves:CMOS analog design, Current reference, internet of things (IoT), Low-power, Low-voltageAutores:Crupi F., Iannaccone G., Marco Lanuzza, Paliy M., Perna M., Rose R.D.Fuentes:scopusA simple circuit approach to improve speed and power consumption in pulse-triggered flip-flops
ArticleAbstract: In this paper, simple circuital techniques to design efficient pulse triggered flip-flops are presenPalabras claves:Flip-Flop, Low-power, Pulse-TriggeredAutores:Marco LanuzzaFuentes:scopusAn 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI
ArticleAbstract: The unique ability of dual-mode logic (DML) to self-adapt to computational needs by providing high sPalabras claves:Dual-mode logic (DML), high-speed, Low-power, self-adaptive multiply-accumulate (MAC)Autores:Fish A., Levi I., Marco Lanuzza, Ramiro TacoFuentes:scopusEmbedded memories for cryogenic applications
ArticleAbstract: The ever-growing interest in cryogenic applications has prompted the investigation for energy-efficiPalabras claves:77 K, Cold electronics, Cryogenic, Embedded memory, gain-cell embedded DRAM (GC-eDRAM), Low-power, Magnetic tunnel junction (MTJ), SRAM, STT-MRAMAutores:Esteban Garzón, Marco Lanuzza, Teman A.Fuentes:scopusEnergy-efficient single-clock-cycle binary comparator
ArticleAbstract: A new fast low-power single-clock-cycle binary comparator is presented. High speed is assured by usiPalabras claves:arithmetic circuits, binary comparator, CMOS, Low-powerAutores:Corsonello P., Frustaci F., Marco Lanuzza, Perri S.Fuentes:scopus