Mostrando 10 resultados de: 10
Filtros aplicados
Publisher
IEEE Access(2)
IEEE Transactions on Circuits and Systems II: Express Briefs(2)
Electronics (Switzerland)(1)
IEEE Journal on Emerging and Selected Topics in Circuits and Systems(1)
IEEE Micro(1)
Área temáticas
Ciencias de la computación(10)
Física aplicada(3)
Lingüística(1)
Métodos informáticos especiales(1)
Organizaciones y gestión(1)
AM<sup>4</sup>: MRAM Crossbar Based CAM/TCAM/ACAM/AP for In-Memory Computing
ArticleAbstract: In-memory computing seeks to minimize data movement and alleviate the memory wall by computing in-siPalabras claves:associative memories, associative processor, CAM, Double-barrier MTJ, emerging memories, MRAM, MTJ, Non-von Neumann computer architecture, TCAMAutores:Esteban Garzón, Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusA Low-Energy DMTJ-Based Ternary Content- Addressable Memory With Reliable Sub-Nanosecond Search Operation
ArticleAbstract: In this paper, we propose an energy-efficient, reliable, hybrid, 10-transistor/2-Double-Barrier-MagnPalabras claves:Double-barrier MTJ, energy-efficiency, Low-power, non-volatile TCAM (NV-TCAM)Autores:Carpentieri M., Esteban Garzón, Finocchio G., Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusA RISC-V-based Research Platform for Rapid Design Cycle
Conference ObjectAbstract: This work proposes a novel platform for bringing a project from the concept to the tapeout stage inPalabras claves:Autores:Esteban Garzón, Golman R., Harel O., Kra Y., Marco Lanuzza, Noy T., Pollock A., Rudin Y., Shoshan Y., Teman A., Weitzman Y., Yuzhaninov S.Fuentes:scopusAIDA: Associative In-Memory Deep Learning Accelerator
ArticleAbstract: This work presents an associative in-memory deep learning processor (AIDA) for edge devices. An assoPalabras claves:Autores:Esteban Garzón, Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusEnergy efficient self-adaptive dual mode logic address decoder
ArticleAbstract: This paper presents a 1024-bit self-adaptive memory address decoder based on Dual Mode Logic (DML) dPalabras claves:Address decoder, Controller, Dual mode logic, Self-adaptiveAutores:Ariana Musello, Cristhopher Mosquera, Esteban Garzón, Kevin Vicuña, Luis Miguel Prócel Moya, Mateo Rendón, Ramiro Taco, Sara Benedictis, Trojman L.Fuentes:googlescopusEDAM: Edit Distance tolerant Approximate Matching content addressable memory
Conference ObjectAbstract: We propose a novel edit distance-tolerant content addressable memory (EDAM) for energy-efcient approPalabras claves:Autores:Esteban Garzón, Hanhan R., Jahshan Z., Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusEfficiency of Double-Barrier Magnetic Tunnel Junction-Based Digital eNVM Array for Neuro-Inspired Computing
ArticleAbstract: This brief deals with the impact of spin-transfer torque magnetic random access memory (STT-MRAM) cePalabras claves:double-barrier magnetic tunnel junction (DMTJ), energy-efficiency, MNIST dataset, multilayer perceptron (MPL), online classification, STT-MRAMAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Tatiana Moposita, Trojman L., Vladimirescu A.Fuentes:scopusHamming Distance Tolerant Content-Addressable Memory (HD-CAM) for DNA Classification
ArticleAbstract: This paper proposes a novel Hamming distance tolerant content-addressable memory (HD-CAM) for energyPalabras claves:Approximate search, content addressable memory, DNA classification, hamming distance (HD)Autores:Esteban Garzón, Golman R., Hanhan R., Jahshan Z., Marco Lanuzza, Teman A., Vinshtok-Melnik N., Yavits L.Fuentes:scopusXNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs
ArticleAbstract: This brief presents an energy-efficient and high-performance XNOR-bitcount architecture exploiting tPalabras claves:bit-quad, BNN, cnn, Computing-in-memory, DMTJ, MAC, spin-transfer torque, STT-MRAM, XNOR-bitcountAutores:Ariana Musello, Esteban Garzón, Luis Miguel Prócel Moya, Marco Lanuzza, Ramiro TacoFuentes:scopusRemote control of VNA and parameter analyzer for RFCV measurements using Python
Conference ObjectAbstract: This paper presents the development of capacitance measurement with RF signal (RFCV) for MOSFET. SucPalabras claves:IEEE 488.2, MOSFET, Network Analyzer, PYTHON, RFCV, SCPI, SMU, VNAAutores:Esteban Garzón, Fernando Sanchez, Luis Miguel Prócel Moya, Trojman L.Fuentes:scopus