Mostrando 10 resultados de: 17
Publisher
Electronics (Switzerland)(4)
Solid-State Electronics(3)
IEEE Transactions on Circuits and Systems II: Express Briefs(2)
2022 IEEE 13th Latin American Symposium on Circuits and Systems, LASCAS 2022(1)
IEEE Access(1)
Área temáticas
Física aplicada(11)
Ciencias de la computación(9)
Electricidad y electrónica(1)
Física(1)
Ingeniería y operaciones afines(1)
Área de conocimiento
Ingeniería electrónica(13)
Ciencia de materiales(5)
Energía(4)
Ciencias de la computación(3)
Arquitectura de computadoras(2)
A 0.05 mm², 350 mV, 14 nW Fully-Integrated Temperature Sensor in 180-nm CMOS
ArticleAbstract: In this brief, we present a fully-integrated ring-oscillator based CMOS temperature sensor for InterPalabras claves:CMOS-based temperature sensor, Low-power, Low-voltage, Real-time sensing, Ring oscillatorAutores:Benjamin Zambrano, Crupi F., Esteban Garzón, Marco Lanuzza, Strangio S.Fuentes:scopusA 0.6V-1.8V Compact Temperature Sensor with 0.24 °c Resolution, ±1.4 °c Inaccuracy and 1.06nJ per Conversion
ArticleAbstract: This paper presents a fully-integrated CMOS temperature sensor for densely-distributed thermal monitPalabras claves:CMOS temperature sensor, Dynamic voltage and frequency scaling, Sub-threshold, Thermal monitoringAutores:Benjamin Zambrano, Esteban Garzón, Iannaccone G., Marco Lanuzza, Strangio S.Fuentes:scopusA Low-Energy DMTJ-Based Ternary Content- Addressable Memory With Reliable Sub-Nanosecond Search Operation
ArticleAbstract: In this paper, we propose an energy-efficient, reliable, hybrid, 10-transistor/2-Double-Barrier-MagnPalabras claves:Double-barrier MTJ, energy-efficiency, Low-power, non-volatile TCAM (NV-TCAM)Autores:Carpentieri M., Esteban Garzón, Finocchio G., Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusAssessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework
ArticleAbstract: This paper explores non-volatile cache memories implemented by spin-transfer torque magnetic randomPalabras claves:cache memory, Device-to-system simulation framework, double-barrier magnetic tunnel junction (DMTJ), FinFET, STT-MRAMAutores:Carpentieri M., Crupi F., Esteban Garzón, Finocchio G., Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusAdjusting thermal stability in double-barrier MTJ for energy improvement in cryogenic STT-MRAMs
ArticleAbstract: This paper investigates the impact of thermal stability relaxation in double-barrier magnetic tunnelPalabras claves:77 K, Cryogenic cache, Cryogenic electronics, double-barrier magnetic tunnel junction (DMTJ), STT-MRAM, Thermal stability relaxationAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D., Teman A., Trojman L.Fuentes:scopusEfficiency of Double-Barrier Magnetic Tunnel Junction-Based Digital eNVM Array for Neuro-Inspired Computing
ArticleAbstract: This brief deals with the impact of spin-transfer torque magnetic random access memory (STT-MRAM) cePalabras claves:double-barrier magnetic tunnel junction (DMTJ), energy-efficiency, MNIST dataset, multilayer perceptron (MPL), online classification, STT-MRAMAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Tatiana Moposita, Trojman L., Vladimirescu A.Fuentes:scopusGain-Cell Embedded DRAM under Cryogenic Operation-A First Study
ArticleAbstract: Operating circuits under cryogenic conditions is effective for a large spectrum of applications. HowPalabras claves:Cryogenic, data retention time (DRT), edge-direct tunneling, Embedded memory, gain-cell embedded DRAM (GC-eDRAM), subthreshold leakageAutores:Esteban Garzón, Greenblatt Y., Harel O., Marco Lanuzza, Teman A.Fuentes:scopusExploiting Double-Barrier MTJs for Energy-Efficient Nanoscaled STT-MRAMs
Conference ObjectAbstract: This paper explores performance and technology-scalability of STT-MRAMs exploiting double-barrier MTPalabras claves:double-barrier magnetic tunnel junction (DMTJ), FinFET, STT-MRAM, technology-voltage scalingAutores:Carpentieri M., Crupi F., Esteban Garzón, Finocchio G., Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusEmbedded memories for cryogenic applications
ArticleAbstract: The ever-growing interest in cryogenic applications has prompted the investigation for energy-efficiPalabras claves:77 K, Cold electronics, Cryogenic, Embedded memory, gain-cell embedded DRAM (GC-eDRAM), Low-power, Magnetic tunnel junction (MTJ), SRAM, STT-MRAMAutores:Esteban Garzón, Marco Lanuzza, Teman A.Fuentes:scopusEnergy efficient self-adaptive dual mode logic address decoder
ArticleAbstract: This paper presents a 1024-bit self-adaptive memory address decoder based on Dual Mode Logic (DML) dPalabras claves:Address decoder, Controller, Dual mode logic, Self-adaptiveAutores:Ariana Musello, Cristhopher Mosquera, Esteban Garzón, Kevin Vicuña, Luis Miguel Procel Moya, Mateo Rendón, Ramiro Taco, Sara Benedictis, Trojman L.Fuentes:googlescopus