Fixed point and power consumption analysis of a coherent receiver for optical access networks implemented in FPGA

Conference Object

Abstract: We demonstrate an FPGA implementation of the key DSP blocks required for a 10Gb/s coherent receiver

Palabras claves:

Autores:

Daniel Cárdenas, Lavery D., Madan D., Savory S.J., Win S.

Fuentes:

scopus