Mostrando 5 resultados de: 5
Subtipo de publicación
Conference Object(5)
Área temáticas
Física aplicada(4)
Ciencias de la computación(2)
Programación informática, programas, datos, seguridad(1)
Origen
scopus(5)
Exploiting single-well design for energy-efficient ultra-wide voltage range Dual Mode Logic -based digital circuits in 28nm FD-SOI technology
Conference ObjectAbstract: In this paper we evaluate the implementation options of energy-efficient dual mode logic (DML) circuPalabras claves:Adaptive energy-efficient digital design, Dual mode logic, FD-SOIAutores:Fish A., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I., Yavits L.Fuentes:scopusDual mode logic address decoder
Conference ObjectAbstract: Address decoders are integral components of random access memories. In higher-performance computing,Palabras claves:dual mode logic (DML), Memory address decoderAutores:Fish A., Ramiro Taco, Shavit N., Stanger I., Yavits L.Fuentes:scopusLive Demo: Silicon evaluation of multimode dual mode logic for PVT-aware datapaths
Conference ObjectAbstract: This demo demonstrates the unique capabilities of the multimode Dual Mode Logic (DML) design techniqPalabras claves:Autores:Fish A., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I.Fuentes:scopusLive demonstration: A 0.8V, 1.54 pJ / 940 MHz dual mode logic-based 16x16-bit booth multiplier in 16-nm FinFET
Conference ObjectAbstract: The Dual Mode Logic (DML) defines run-time adaptive digital architectures that switch to either imprPalabras claves:Autores:Fish A., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I.Fuentes:scopusRobust dual mode pass logic (DMPL) for energy efficiency and high performance
Conference ObjectAbstract: In the past, Pass Transistor Logic (PTL) was widely used due to benefits in terms of speed and powerPalabras claves:16 nm, dual mode logic (DML), Energy efficiency, Logic family, Low Power, Pass Transistor Logic (PTL)Autores:Fish A., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I., Yavits L.Fuentes:scopus