New Insight for next Generation SRAM: Tunnel FET versus FinFET for Different Topologies
Abstract:
The purpose of this work is to point out the main differences between a Static Random-Access Memory (SRAM) cells implemented by using Tunnel FET (TFET) and FinFET technologies. We have compared the behavior of SRAM cells implemented in both technologies cells for a supply voltage range from 0.4V to 1.2V. Furthermore, for our study, we have chosen different SRAM cell topologies, such as 6T, 8T, 9T and 10T. Therefore, we have simulated all of these topologies for both technologies and extracted the Static Noise Margins (SNM) for the reading and writing processes. In addition, we have determined the power consumption in order to find the best trade-off between stability and power. By analyzing these results, we have determined the best topology for each technology. Finally, we have compared these best topologies for each technology in order to perform a study of advantages and shortcomings. Our results show more advantages using TFET technology instead of FinFET one.
Año de publicación:
2019
Keywords:
- Tunnel-FET
- stability analysis
- SRAM memory
- Static Noise Margins
- FinFET
- Low voltage
Fuente:
Tipo de documento:
Conference Object
Estado:
Acceso restringido
Áreas de conocimiento:
- Ingeniería electrónica
- Fabricación de dispositivos semiconductores
- Ingeniería electrónica
Áreas temáticas:
- Física aplicada