Mostrando 7 resultados de: 7
Filtros aplicados
Publisher
Proceedings - IEEE International Symposium on Circuits and Systems(3)
2018 IEEE International Conference on the Science of Electrical Engineering in Israel, ICSEE 2018(1)
2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2018(1)
IEEE Journal of Solid-State Circuits(1)
IEEE Solid-State Circuits Letters(1)
Área temáticas
Física aplicada(4)
Economía(1)
Programación informática, programas, datos, seguridad(1)
Ética del trabajo(1)
Área de conocimiento
Ingeniería electrónica(3)
Arquitectura de computadoras(2)
Ciencias de la computación(1)
Fotovoltaica(1)
Ingeniería energética(1)
Origen
scopus(7)
An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI
ArticleAbstract: The unique ability of dual-mode logic (DML) to self-adapt to computational needs by providing high sPalabras claves:Dual-mode logic (DML), high-speed, Low-power, self-adaptive multiply-accumulate (MAC)Autores:Fish A., Levi I., Marco Lanuzza, Ramiro TacoFuentes:scopusFlexDML: High Utilization Configurable Multimode Arithmetic Units Featuring Dual Mode Logic
ArticleAbstract: Dual mode logic (DML) enables flexible energy-delay (ED) optimization. By setting the design elementPalabras claves:Arithmetic, CMOS, configurable computing, DML, dual mode logic (DML), dynamic, mixed-mode, Pipeline, staticAutores:Fish A., Levi I., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I., Yavits L.Fuentes:scopusEvaluation of Dual Mode Logic in 28nm FD-SOI technology
Conference ObjectAbstract: For the first time, the Dual Mode Logic (DML) technique is evaluated in 28 nm UTBB FD-SOI technologyPalabras claves:dual mode logic (DML), Low PowerAutores:Fish A., Levi I., Marco Lanuzza, Ramiro TacoFuentes:scopusEfficiency of Dual Mode Logic in Nanoscale Technology Nodes
Conference ObjectAbstract: Previous work on Dual Mode Logic (DML) have demonstrated improvements in frequency and energy comparPalabras claves:alternative logic family, CMOS, dual mode logic (DML), nanoscaled technology nodesAutores:Fish A., Ramiro Taco, Shavit N.Fuentes:scopusLive Demo: Silicon evaluation of multimode dual mode logic for PVT-aware datapaths
Conference ObjectAbstract: This demo demonstrates the unique capabilities of the multimode Dual Mode Logic (DML) design techniqPalabras claves:Autores:Fish A., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I.Fuentes:scopusRobust dual mode pass logic (DMPL) for energy efficiency and high performance
Conference ObjectAbstract: In the past, Pass Transistor Logic (PTL) was widely used due to benefits in terms of speed and powerPalabras claves:16 nm, dual mode logic (DML), Energy efficiency, Logic family, Low Power, Pass Transistor Logic (PTL)Autores:Fish A., Marco Lanuzza, Ramiro Taco, Shavit N., Stanger I., Yavits L.Fuentes:scopusProcess variation-aware datapath employing dual mode logic
Conference ObjectAbstract: Dual Mode Logic (DML), which was recently introduced by our group, offers the possibility to operatePalabras claves:dual mode logic (DML), Dynamic logic, Process variation, Static cmos, Ultra-low voltageAutores:Fish A., Ramiro Taco, Shavit N., Stanger I.Fuentes:scopus