Mostrando 10 resultados de: 18
Publisher
Electronics (Switzerland)(3)
Solid-State Electronics(3)
2019 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019(1)
2020 IEEE 11th Latin American Symposium on Circuits and Systems, LASCAS 2020(1)
2022 IEEE 13th Latin American Symposium on Circuits and Systems, LASCAS 2022(1)
Área temáticas
Física aplicada(14)
Ciencias de la computación(11)
Instrumentos de precisión y otros dispositivos(2)
Métodos informáticos especiales(2)
Doctrinas(1)
Área de conocimiento
Ingeniería electrónica(9)
Ciencia de materiales(5)
Energía(4)
Simulación por computadora(4)
Ciencias de la computación(3)
AIDA: Associative In-Memory Deep Learning Accelerator
ArticleAbstract: This work presents an associative in-memory deep learning processor (AIDA) for edge devices. An assoPalabras claves:Autores:Esteban Garzón, Marco Lanuzza, Teman A., Yavits L.Fuentes:scopusAssessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework
ArticleAbstract: This paper deals with the technology scalability of spin-transfer torque magnetic RAMs (STT-MRAMs)baPalabras claves:Device-to-memory analysis, FinFET, Magnetic tunnel junction (MTJ), STT-MRAM, technology scalingAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusAssessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework
ArticleAbstract: This paper explores non-volatile cache memories implemented by spin-transfer torque magnetic randomPalabras claves:cache memory, Device-to-system simulation framework, double-barrier magnetic tunnel junction (DMTJ), FinFET, STT-MRAMAutores:Carpentieri M., Crupi F., Esteban Garzón, Finocchio G., Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusAdjusting thermal stability in double-barrier MTJ for energy improvement in cryogenic STT-MRAMs
ArticleAbstract: This paper investigates the impact of thermal stability relaxation in double-barrier magnetic tunnelPalabras claves:77 K, Cryogenic cache, Cryogenic electronics, double-barrier magnetic tunnel junction (DMTJ), STT-MRAM, Thermal stability relaxationAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D., Teman A., Trojman L.Fuentes:scopusDevice-to-system level simulation framework for STT-DMTJ based cache memory
Conference ObjectAbstract: This paper presents a comparative study on non-volatile cache memories based on nanoscaled spin-tranPalabras claves:Device-to-system simulation framework, Double-barrier magnetic tunnel junction, STT-MRAMAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D.Fuentes:scopusGain-Cell Embedded DRAM under Cryogenic Operation-A First Study
ArticleAbstract: Operating circuits under cryogenic conditions is effective for a large spectrum of applications. HowPalabras claves:Cryogenic, data retention time (DRT), edge-direct tunneling, Embedded memory, gain-cell embedded DRAM (GC-eDRAM), subthreshold leakageAutores:Esteban Garzón, Greenblatt Y., Harel O., Marco Lanuzza, Teman A.Fuentes:scopusExploiting Double-Barrier MTJs for Energy-Efficient Nanoscaled STT-MRAMs
Conference ObjectAbstract: This paper explores performance and technology-scalability of STT-MRAMs exploiting double-barrier MTPalabras claves:double-barrier magnetic tunnel junction (DMTJ), FinFET, STT-MRAM, technology-voltage scalingAutores:Carpentieri M., Crupi F., Esteban Garzón, Finocchio G., Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusExploiting STT-MRAMs for Cryogenic Non-Volatile Cache Applications
ArticleAbstract: This paper evaluates the potential of spin-transfer torque magnetic random-access memories (STT-MRAMPalabras claves:77 K, cache memory, cold computing, Cryogenic, STT-MRAMAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D., Teman A.Fuentes:scopusField-Free Magnetic Tunnel Junction for Logic Operations Based on Voltage-Controlled Magnetic Anisotropy
ArticleAbstract: This letter demonstrates how to perform logic operations on the data stored in magnetic tunnel junctPalabras claves:logic operation, magnetic tunnel junction, micromagnetism, Spin electronicsAutores:Carpentieri M., Cutugno F., Esteban Garzón, Finocchio G., Marco Lanuzza, Rose R.D.Fuentes:scopusEnergy efficient self-adaptive dual mode logic address decoder
ArticleAbstract: This paper presents a 1024-bit self-adaptive memory address decoder based on Dual Mode Logic (DML) dPalabras claves:Address decoder, Controller, Dual mode logic, Self-adaptiveAutores:Ariana Musello, Cristhopher Mosquera, Esteban Garzón, Kevin Vicuña, Luis Miguel Procel Moya, Mateo Rendón, Ramiro Taco, Sara Benedictis, Trojman L.Fuentes:googlescopus