Mostrando 10 resultados de: 17
Filtros aplicados
Publisher
Solid-State Electronics(3)
2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2016 - Proceedings(1)
2019 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019(1)
2022 IEEE 13th Latin American Symposium on Circuits and Systems, LASCAS 2022(1)
Electronics (Switzerland)(1)
Área temáticas
Física aplicada(8)
Ingeniería y operaciones afines(2)
Instrumentos de precisión y otros dispositivos(2)
Teología social y relaciones interreligiosas(2)
Doctrinas(1)
Área de conocimiento
Ingeniería electrónica(8)
Simulación por computadora(7)
Ciencias de la computación(3)
Red neuronal artificial(3)
Ciencia de materiales(2)
Origen
scopus(17)
Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework
ArticleAbstract: This paper deals with the technology scalability of spin-transfer torque magnetic RAMs (STT-MRAMs)baPalabras claves:Device-to-memory analysis, FinFET, Magnetic tunnel junction (MTJ), STT-MRAM, technology scalingAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusAssessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework
ArticleAbstract: This paper explores non-volatile cache memories implemented by spin-transfer torque magnetic randomPalabras claves:cache memory, Device-to-system simulation framework, double-barrier magnetic tunnel junction (DMTJ), FinFET, STT-MRAMAutores:Carpentieri M., Crupi F., Esteban Garzón, Finocchio G., Marco Lanuzza, Rose R.D., Trojman L.Fuentes:scopusAssessment of paper-based MoS<inf>2</inf> FET for Physically Unclonable Functions
ArticleAbstract: Two-dimensional (2D) materials are recognized as a promising beyond-CMOS technology thanks to theirPalabras claves:2d materials, Hardware security, Molybdenum disulfide (MoS ) 2, Paper electronics, physically unclonable function (PUF), Verilog-A modelAutores:Conti S., Crupi F., Iannaccone G., Magnone P., Marco Lanuzza, Rose R.D., Vatalaro M.Fuentes:scopusA comparative study of MWT architectures by means of numerical simulations
Conference ObjectAbstract: In order to improve the efficiency of c-Si and mc-Si solar cells, Metal Wrap Though (MWT) architectuPalabras claves:back contact, MWT, numerical simulation, Photovoltaics, Solar cell, VíaAutores:Crupi F., Fiegna C., Frei M., Magnone P., Marco Lanuzza, Rose R.D., Sangiorgi E., Tonini D.Fuentes:scopusA low-voltage, low-power reconfigurable current-mode softmax circuit for analog neural networks
ArticleAbstract: This paper presents a novel low-power low-voltage analog implementation of the softmax function, witPalabras claves:Activation functions, Deep Neural Networks, Machine learning, SoftmaxAutores:Crupi F., Marco Lanuzza, Strangio S., Tatiana Moposita, Trojman L., Vatalaro M., Vladimirescu A.Fuentes:scopusA variation-aware simulation framework for hybrid CMOS/spintronic circuits
Conference ObjectAbstract: In this paper, a variation-aware simulation framework is introduced for hybrid circuits comprising MPalabras claves:device-circuit simulation, magnetic memory, Spintronic circuits, variationsAutores:Alioto M., Carpentieri M., Crupi F., Finocchio G., Marco Lanuzza, Rose R.D., Siracusano G., Tomasello R.Fuentes:scopusDevice-to-system level simulation framework for STT-DMTJ based cache memory
Conference ObjectAbstract: This paper presents a comparative study on non-volatile cache memories based on nanoscaled spin-tranPalabras claves:Device-to-system simulation framework, Double-barrier magnetic tunnel junction, STT-MRAMAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D.Fuentes:scopusExploiting STT-MRAMs for Cryogenic Non-Volatile Cache Applications
ArticleAbstract: This paper evaluates the potential of spin-transfer torque magnetic random-access memories (STT-MRAMPalabras claves:77 K, cache memory, cold computing, Cryogenic, STT-MRAMAutores:Crupi F., Esteban Garzón, Marco Lanuzza, Rose R.D., Teman A.Fuentes:scopusExploiting Silicon Fingerprint for Device Authentication Using CMOS-PUF and ECC
Conference ObjectAbstract: Device authentication is an important issue in Internet of Things (IoT) for enabling the connectionPalabras claves:authentication, ECDSA, Elliptic curve cryptography, internet of things, physical unclonable functionAutores:Crupi F., Felicetti C., Marco Lanuzza, Rullo A., Saccà D.Fuentes:scopusEarly assessment of tunnel-FET for energy-efficient logic circuits
Conference ObjectAbstract: In this paper, we explore the potentialities of TFET-based circuits operating in the ultra-low voltaPalabras claves:Autores:Crupi F., Esseni D., Marco Lanuzza, Palestri P., Strangio S.Fuentes:scopus